

Addendum for New QFN Package Migration

This addendum provides the changes to the 98A case outline numbers for products covered in this book. Case outlines were changed because of the migration from gold wire to copper wire in some packages. See the table below for the old (gold wire) package versus the new (copper wire) package.

To view the new drawing, go to Freescale.com and search on the new 98A package number for your device.

For more information about QFN package use, see EB806: *Electrical Connection Recommendations for the Exposed Pad on QFN and DFN Packages*.

Chapter 2

Pins and Connections

This section describes signals that connect to package pins. It includes pinout diagrams, recommended system connections, and detailed discussions of signals.

2.1 Device Pin Assignment

Figure 2-1 shows the 80-pin LQFP package pin assignments for the MC9S08AC128 Series device.




Figure 2-1. MC9S08AC128 Series in 80-Pin LQFP Package

Figure 2-2 shows the 64-pin package assignments for the MC9S08AC128 Series devices.





Figure 2-2. MC9S08AC128 Series in 64-Pin QFP Package

Figure 2-1 shows the 48-pin package assignments for the MC9S08AC128 Series devices.



Note: Pin names in bold are lost in lower pin count packages.

Figure 2-1. MC9S08AC128 Series in 48-Pin QFN Package

Figure 2-3 shows the 44-pin LQFP pin assignments for the MC9S08AC128 Series device.




Figure 2-3. MC9S08AC128 Series in 44-Pin LQFP Package

Table 2-4. Pin Availability by Package Pin-Count

| Pin Number | | | | Lowest <-- | Priority | --> Highest |
|------------|----|----|----|------------|---------------------|-------------|
| 80 | 64 | 48 | 44 | Port Pin | Alt 1 | Alt 2 |
| 1 | 1 | 1 | 1 | PTC4 | | |
| 2 | 2 | 2 | 2 | IRQ | TPMCLK ¹ | |
| 3 | 3 | 3 | 3 | RESET | | |
| 4 | 4 | 4 | 4 | PTF0 | TPM1CH2 | |
| 5 | 5 | 5 | 5 | PTF1 | TPM1CH3 | |
| 6 | 6 | — | — | PTF2 | TPM1CH4 | |
| 7 | 7 | — | — | PTF3 | TPM1CH5 | |
| 8 | 8 | 6 | 6 | PTF4 | TPM2CH0 | |
| 9 | 9 | — | — | PTC6 | | |
| 10 | 10 | — | — | PTF7 | | |
| 11 | 11 | 7 | 7 | PTF5 | TPM2CH1 | |
| 12 | 12 | 8 | — | PTF6 | | |

Table 2-4. Pin Availability by Package Pin-Count (continued)

| Pin Number | | | | Lowest <-- | Priority | >-- Highest |
|------------|----|----|----|-----------------|------------------|-------------|
| 80 | 64 | 48 | 44 | Port Pin | Alt 1 | Alt 2 |
| 13 | — | — | — | PTJ0 | | |
| 14 | — | — | — | PTJ1 | | |
| 15 | — | — | — | PTJ2 | | |
| 16 | — | — | — | PTJ3 | | |
| 17 | 13 | 9 | 8 | PTE0 | TxD1 | |
| 18 | 14 | 10 | 9 | PTE1 | RxD1 | |
| 19 | 15 | 11 | 10 | PTE2 | TPM1CH0 | |
| 20 | 16 | 12 | 11 | PTE3 | TPM1CH1 | |
| 21 | 17 | 13 | 12 | PTE4 | $\overline{SS1}$ | |
| 22 | 18 | 14 | 13 | PTE5 | MISO1 | |
| 23 | 19 | 15 | 14 | PTE6 | MOSI1 | |
| 24 | 20 | 16 | 15 | PTE7 | SPSCK1 | |
| 25 | 21 | 17 | 16 | V _{SS} | | |
| 26 | 22 | 18 | 17 | V _{DD} | | |
| 27 | — | — | — | PTJ4 | | |
| 28 | — | — | — | PTJ5 | | |
| 29 | — | — | — | PTJ6 | | |
| 30 | — | — | — | PTJ7 | | |
| 31 | 23 | 19 | 18 | PTG0 | KBI1P0 | |
| 32 | 24 | 20 | 19 | PTG1 | KBI1P1 | |
| 33 | 25 | 21 | 20 | PTG2 | KBI1P2 | |
| 34 | 26 | 22 | 21 | PTA0 | | |
| 35 | 27 | 23 | 22 | PTA1 | | |
| 36 | 28 | 24 | — | PTA2 | | |
| 37 | 29 | — | — | PTA3 | | |
| 38 | 30 | — | — | PTA4 | | |
| 39 | 31 | — | — | PTA5 | | |
| 40 | 32 | — | — | PTA6 | | |
| 41 | 33 | 25 | — | PTA7 | | |
| 42 | — | — | — | PTH0 | TPM2CH2 | |
| 43 | — | — | — | PTH1 | TPM2CH3 | |
| 44 | — | — | — | PTH2 | TPM2CH4 | |
| 45 | — | — | — | PTH3 | TPM2CH5 | |
| 46 | 34 | 26 | 23 | PTB0 | TPM3CH0 | AD1P0 |
| 47 | 35 | 27 | 24 | PTB1 | TPM3CH1 | AD1P1 |
| 48 | 36 | 28 | 25 | PTB2 | AD1P2 | |
| 49 | 37 | 29 | 26 | PTB3 | AD1P3 | |
| 50 | 38 | — | — | PTB4 | AD1P4 | |
| 51 | 39 | — | — | PTB5 | AD1P5 | |
| 52 | 40 | — | — | PTB6 | AD1P6 | |
| 53 | 41 | — | — | PTB7 | AD1P7 | |

Table 2-4. Pin Availability by Package Pin-Count (continued)

| Pin Number | | | | Lowest <-- | Priority | --> Highest |
|------------|----|----|----|---------------------|----------|-------------|
| 80 | 64 | 48 | 44 | Port Pin | Alt 1 | Alt 2 |
| 54 | 42 | 30 | 27 | PTD0 | AD1P8 | |
| 55 | 43 | 31 | 28 | PTD1 | AD1P9 | |
| 56 | 44 | 32 | 29 | V _{DDAD} | | |
| 57 | 45 | 33 | 30 | V _{SSAD} | | |
| 58 | 46 | 34 | 31 | PTD2 | KBI1P5 | AD1P10 |
| 59 | 47 | 35 | 32 | PTD3 | KBI1P6 | AD1P11 |
| 60 | 48 | 36 | 33 | PTG3 | KBI1P3 | |
| 61 | 49 | 37 | — | PTG4 | KBI1P4 | |
| 62 | 50 | — | — | PTD4 | TPM2CLK | AD1P12 |
| 63 | 51 | — | — | PTD5 | AD1P13 | |
| 64 | 52 | — | — | PTD6 | TPM1CLK | AD1P14 |
| 65 | 53 | — | — | PTD7 | KBI1P7 | AD1P15 |
| 66 | 54 | 38 | 34 | V _{REFH} | | |
| 67 | 55 | 39 | 35 | V _{REFL} | | |
| 68 | 56 | 40 | 36 | BKGD | MS | |
| 69 | 57 | 41 | 37 | PTG5 | XTAL | |
| 70 | 58 | 42 | 38 | PTG6 | EXTAL | |
| 71 | 59 | 43 | 39 | V _{SS} | | |
| 72 | — | — | — | V _{DD(NC)} | | |
| 73 | 60 | 44 | 40 | PTC0 | SCL1 | |
| 74 | 61 | 45 | 41 | PTC1 | SDA1 | |
| 75 | — | — | — | PTH4 | SPSCK2 | |
| 76 | — | — | — | PTH5 | MOSI2 | |
| 77 | — | — | — | PTH6 | MISO2 | |
| 78 | 62 | 46 | 42 | PTC2 | MCLK | |
| 79 | 63 | 47 | 43 | PTC3 | TxD2 | |
| 80 | 64 | 48 | 44 | PTC5 | RxD2 | |

¹ TPMCLK, TPM1CLK, and TPM2CLK options are configured via software; out of reset, TPM1CLK, TPM2CLK, and TPMCLK are available to TPM1, TPM2, and TPM3 respectively.

